The appearance of two Performa 600s, which lack the IIvx's cache have sent me on an exploration of the art of the cache.
This is a pretty good reference regarding the basics:
https://courses.cs.washington.edu/courses/cse378/09wi/lectures/lec15.pdf
Basically, you have two sets of memory, which...