In theory, there's an alternate solution to the many chips implementation mentioned previously, but this would require a much larger budget...
Motorola did produce an integrated 256 KiB L2 cache for the 60x bus, the MPC2605. You can use 1, 2 or 4 of them to produce a 256 KiB, 512 KiB, or 1 MiB...