Search results

Seems I looked at the schematics too quickly. As you mentioned yourself, the /NUBUS signal is also connected to a PAL according to the schematics I have... The PAL includes connection to various video-related signals, so yes it could have an impact on the video. And in fact, it's right there in...

How do you get to that conclusion? I see that patch as an underclock... Looking at it, R1-R4 are either open or closed by 0 ohm, so I suppose R5-R8 are pull-ups or pull-downs and the optional R1-R4 invert the value. Assuming they are in order for PPL_CFG[0:3] or PLL_CFG[3:0] and depending is...

OK, make sense. Those openings are small and not super convenient - couldn't find a way to properly fit the HDMI connector either :-( I gave up on the (IIsi|Quadra)FPGA by having them completely inside the case. I was thinking of doing the same with ethernet, but then I figured if you're going...

Does TattleTech or some other utility see the '882 FPU on the adapter? If yes, at least some of it is working and the culprit is more likely on the NuBus side. If not, then there's some issue with either the PDS side and/or the power circuitry.

Had a quick look yesterday's evening, and it turns out that routing space is quite full - the pass-through connector & FPU have a lot of signals. i might be able to squeeze the components in there, but routing will be ugly :-/ Might go for a dedicated board & a dual-slot adapter... though signal...

The funny thing about those A/ROSE-based NICs is that they were the wrong answer at the time - too expensive, features not needed. But putting a CPU with the networking hardware to offload some of the networking software? That would become a SmartNIC 30-odd years later... Apple was waaaaaay too...

Bit of advice, try that, you'll save yourself a lot of space and efforts. My usual technique now to optimize cost of JLCPCB SMD assembly service: (a) figure out the critical parameters for the part, excluding footprint (b) look for a match as a 'basic' part at JLCPCB, and if available, use the...

I must confess I've consistently ignored it for the *FPGA - 'Goblin' is a 8 MiB framebuffer, it won't fit in the 1 MiB of slot area available in 24-bits mode anyway... Even moreso for the 240 MiB memory expansion in the IIsiFPGA :-) And I don't have a SE/30 :-) I've done my own PDS adapter...

Beware that rabbit hole, soon you'll be trying to maintain several different versions :) The driver is the big thing, yes. I've also been considering Ethernet (similar reasons), but in my case I'm using Litex' own MAC and an external PHY connected via some variant of MII. But the software is...

I haven't investigated external caches for the '040. It's theoretically possible, but I'm missing some of the required signals (I didn't have enough pins for /MI.SLOT or /CIOUT for instance). And the amount of memory available internally in the FPGA isn't that big. DDR3 is way too slow (it...

Forgot to say: you are absolutely correct; turns out there's a log on the second monitor with more explicit names. P and G are also in French turns out (they translated everything!), and are for 'Petit' (small) and Grand' (large). So the QuadraFPGA wins on Large, but loose on Small (perhaps I...

The 3M one is highly possible from the datasheets (I added on TD), but unfortunately has a MOQ of 200 at places like Mouser or Digikey :-( That's a bit expensive to check if they would really work, in particular as they are 13,47 € each right now... Unfortunately, I'm not too confident about...

Well, an hypothesis has to be disprovable to be scientific, and unfortunately this one seems disproved. The FIFO don't seem to be full a sufficient fraction of the time to meaningfully affect performance through back-pressure. A much larger FIFO (1024 instead of 32) pretty much remove all...

Hehe, yes, in French it's just "scrolling" basically in that context. The "accent aigu" on that first "é" is quite important :-) Any data movement internal that can be accelerated will be much faster on the *FPGA, as in the ideal case it's a bunch of cached 64-bits read/write over a dedicated...

Turns out, I had 3.5.3 on a drive and mounting the Toast image is fairly quick. Sorry for the cursor and pardon the French :-) Using the default Q950 setup as reference, hopefully it was tested at 8 bits. "Système testé" is the Q650 internal video set to 640x480, 8 bits...

I don't have a Q950, and I think my Q650 is limited to 15/16 and can't do 24/32 on the internal video :-( No, for now I haven't done any performance testing beyond Speedometer, whose only virtues are to be small, fast, and trivial to use. Though you get what you pay for, which isn't much in...

Probably did make sense back then; in my case, while acceleration does help, the benefits are much less in the QuadraFPGA than in the others. QD on '040 is quite fast, so you need quite a bit of acceleration to improve on the raw framebuffer... and it does extensively uses 'move16' so burst...

Hello all, Of course it was coming :-) Following the NuBusFPGA and IIsiFPGA, here comes the QuadraFPGA, adding the Highly Desirable Macintosh Interface to Macintosh Quadras. It's very similar to the IIsiFPGA, but is designed to connect to the Quadra PDS slot and talk to the 68040 there...

In addition to what @LaPorta said, at the time the two models would not have been available side-by-side. Macs didn't have a parallel port so Mac-focused shops would not have carried the 100P, while PC-oriented shops wouldn't have bothered carrying the more expensive 100S when SCSI was quite...

Yes and no. PS/2 is single-device, so you can't daisy-chain. However, there were some motherboard sockets that had a second pair of wires in the connector to two devices could be connected to a single external port in a non-standard way. They usually required a splitter cable, but it would have...